

Delamination and transfer of wafer-scale single-crystalline monolayer graphene from SiC substrate

J. Huhtasaari¹, J.J. Palakulam¹, A. Salha¹, P. Hylgaard¹, E. Schröder¹, M.H. Berntsen², O. Tjernberg², M. Shah³, R. Martinez-Duarte³, H. He⁴, J. Hofmann^{5,6}, T. Bauch¹, N. Shetty¹, S. Lara-Avila¹

¹Department of Microtechnology and Nanoscience, Chalmers University of Technology (Sweden)

²Department of Applied Physics, KTH Royal Institute of Technology (Sweden)

³Department of Mechanical Engineering, Clemson University (USA)

⁴RISE-Research Institutes of Sweden (Sweden)

⁵Department of Physics, Gothenburg University (Sweden)

⁶Nordita, Stockholm University and KTH Royal Institute of Technology (Sweden)

Producing large-area single-crystalline graphene is key to realizing its full potential in advanced applications, including twistronics. Yet, controlling graphene growth kinetics to avoid grain boundaries or multilayer growth remains challenging.

Here¹, we demonstrate single-crystalline graphene free from multilayer domains via one-step delamination of epitaxial graphene from silicon carbide (SiC). This is enabled by a specific surface reconstruction of 4H-SiC(0001) achieved in our growth conditions. High crystalline quality is confirmed by the observation of the half-integer quantum Hall effect – the hallmark of monolayer graphene – in near cm-sized crystals. The scalability of our process, explored with 4"-inch wafers, represents an advance toward large-scale integration of high-performance graphene applications.

References:

[1] Huhtasaari, J. *et al.* Wafer-Scale Single-Crystalline Monolayer Graphene. arXiv:2512.00394v1 (2025).




Fig. 1: Delamination and transfer of wafer-scale epitaxial graphene. (a) Large-area device with silver-transferred graphene on SiO₂/Si. (b) Half-integer QHE at B=14 T, T=2 K in the large-area device. (c) 4-inch-sized graphene transferred from SiC to a 4 inch SiO₂/Si wafer.