Anzahl: 5 10 25 50 100 Alle
Seiten: << < 1 .. 35 36 37 38 39 .. 48 > >>
InProceedings
1999
Wolfgang Ecker and Mades and Schneider and André Windisch and Yang
A Dependency Graph for VHDL Design Files and Design Units and its Application in a VHDL Design Environment
IN Proceedings of the International HDL Conference and Exhebition (HDLCON), page 111 - 117, April 1999.
A Dependency Graph for VHDL Design Files and Design Units and its Application in a VHDL Design Environment
IN Proceedings of the International HDL Conference and Exhebition (HDLCON), page 111 - 117, April 1999.
Denk and Feldmann and Hammer and Kahlert and Neubert and Reissig and André Windisch
Extension of a Standard Circuit Simulator towards VHDL-AMS
IN Proceedings of the Analog 99, page 12 - 17, February 1999.
Extension of a Standard Circuit Simulator towards VHDL-AMS
IN Proceedings of the Analog 99, page 12 - 17, February 1999.
Karlheinz Agsteiner and Dieter Monjau and Bernt Naumann and Mathias Sporer
Ein kompositioneller Ansatz zur Synthese von Datenpfaden
IN Proc. des GI/ITG/GMM-Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, page 131 - 140, February 1999. ISBN: 3-8265-4684-9
Ein kompositioneller Ansatz zur Synthese von Datenpfaden
IN Proc. des GI/ITG/GMM-Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, page 131 - 140, February 1999. ISBN: 3-8265-4684-9
1998
Del Castillo and Wolfram Hardt
Fast Dynamic Analysis of Complex HW/SW-Systems
IN Proc of the 6th IFIP International Workshop on Hardware / Software Codesign - CODES / CACHE'98, IEEE Computer Society, October 1998.
Fast Dynamic Analysis of Complex HW/SW-Systems
IN Proc of the 6th IFIP International Workshop on Hardware / Software Codesign - CODES / CACHE'98, IEEE Computer Society, October 1998.
Wolfram Hardt and Peter Altenbernd and Carsten Böke and Del Castillo and Carsten Ditze and Erpenbach and Glässer and Bernd Kleinjohann and Lehrenfeld and Franz Rammig and Carsten Rust and Friedhelm Stappert and Joachim Stroop and Tacken
Paradise: Design Environment for Parallel & Distributed, Embedded Real-Time Systems
IN Int. IFIP WG 10.3 / WG 10.5 Workshop on Distributed and Parallel Embedded Systems (DIPES'98), Kluwer Academic Publishers, October 1998.
Paradise: Design Environment for Parallel & Distributed, Embedded Real-Time Systems
IN Int. IFIP WG 10.3 / WG 10.5 Workshop on Distributed and Parallel Embedded Systems (DIPES'98), Kluwer Academic Publishers, October 1998.
Dieter Monjau and Karlheinz Agsteiner and Mathias Sporer
Wiederverwendungsorientierte Modellierung eingebetteter Systeme
IN GI/ITG/GMM-Workshop Graphische Beschreibungsmittel für Modellierung, Entwurf und Test von Hardware- und Hardware/Software-Systemen RSS-FG4, September 1998.
Wiederverwendungsorientierte Modellierung eingebetteter Systeme
IN GI/ITG/GMM-Workshop Graphische Beschreibungsmittel für Modellierung, Entwurf und Test von Hardware- und Hardware/Software-Systemen RSS-FG4, September 1998.
Wolfram Hardt and Achim Rettberg
Towards an Automated Approach for Design of Testable Dataflow-Oriented Delay-Insensitive Processors
IN 1st International Workshop on Design, Test and Applications, IEEE Computer Society, June 1998.
Towards an Automated Approach for Design of Testable Dataflow-Oriented Delay-Insensitive Processors
IN 1st International Workshop on Design, Test and Applications, IEEE Computer Society, June 1998.
Wolfram Hardt and Bernd Kleinjohann
Flysig: Dataflow Oriented Delay-Insensitive Processor for Rapid Prototyping of Sinal Processing
IN 9th IEEE International Workshop on Rapid System Prototyping (RSP'98), IEEE Computer Society, June 1998.
Flysig: Dataflow Oriented Delay-Insensitive Processor for Rapid Prototyping of Sinal Processing
IN 9th IEEE International Workshop on Rapid System Prototyping (RSP'98), IEEE Computer Society, June 1998.
Del Castillo and Wolfram Hardt
Towards a Unified Analysis Methodology of HW/SW Systems based on Abstract State Machines: Modelling of Instruction Sets
IN GI/ITG/GMM Workshop: Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, March 1998.
Towards a Unified Analysis Methodology of HW/SW Systems based on Abstract State Machines: Modelling of Instruction Sets
IN GI/ITG/GMM Workshop: Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, March 1998.
Karlheinz Agsteiner and Jörg Böttger and Dieter Monjau and Sören Schulze
An Object-Oriented Model for Specification, Prototyping, Implementation and Reuse
IN Proc. of Design Automation and Test in Europe, Conference (DATE'98), page 303 - 310, IEEE Computer Society, February 1998. ISBN: 0-8186-8359-7
An Object-Oriented Model for Specification, Prototyping, Implementation and Reuse
IN Proc. of Design Automation and Test in Europe, Conference (DATE'98), page 303 - 310, IEEE Computer Society, February 1998. ISBN: 0-8186-8359-7
Seiten: << < 1 .. 35 36 37 38 39 .. 48 > >>
