

# your title please

name, lastname of First author · name, lastname of second author ·

**Abstract** your abstract

**Keywords** Configuration · FPGA · Opimization

## 1 Introduction

your content


## 2 Existing Methods and Tools

```

for all  $i \in I$  do
   $IP\_i\_is\_added \leftarrow \text{false}$ 
  for all  $m \in M$  do
     $j \leftarrow \text{IP, where } IP \in m$ 
     $i\_in\_m \leftarrow \text{true}$ 
    for all  $c \in C$  do
      if  $i \in c \text{ xor } j \in c$  then
         $i\_in\_m \leftarrow \text{false}$ 
      end if
    end for
    if  $i\_in\_m = \text{true}$  then
       $m \leftarrow m \cup \{IP\ i\}$ 
       $IP\_i\_is\_added \leftarrow \text{true}$ 
    end if
  end for
  if  $IP\_i\_is\_added = \text{false}$  then
     $M \leftarrow M \cup \{\text{new module } m\}$ 
     $m \leftarrow m \cup \{IP\ i\}$ 
  end if
end for
Output:  $M$ 

```

name, lastname  
 your universitiy  
 your faculty  
 E-mail: your email address



**Fig. 1** Design Flow

### 2.1 example

content

$k_s$  source configuration

$k_t$  target configuration

$p$  probability

$$f(C) \cdot \sum_{r=(k_s, k_t, p) \in R} t_r(r) \cdot P(k_s) \cdot p \quad (1)$$

---

IP size in CLBs	70	60	55
System size in CLBs	910	780	715
change rate in CLBs	134.17	115.00	68.75
change rate in percent	20.96%	17.96%	10.74%
number of slots	5	5	6

**Table 1** Test results for the example

## 2.2 table

n process, then, facilitates the efficient and effective prototyping of IP based dynamic reconfigurable systems.