simple_name ::= identifier
With a simple name different objects in VHDL-Code can be addressed and manipulated.